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Traditional restrictions on river routing confine the connecting wires
to the channel between the terminal rows. In (J. Comput. System
Sci. 28 (1984), 420438) these restrictions were somewhat relaxed,
thereby permitting a limited type of routing outside of the channel.
Here, the constraints are further relaxed to allow for a new class of
‘‘generalized’’ river routings. We show that this new class of generalized
river routings contains routings that are significantly more compact
than those previously considered. In addition, we give a fast polynomial
time algorithm for producing optimal routings in this new class. The run
time of our algorithm is the best possible and is identical to the time
required to produce optimal river routings under the traditional model.
] 1996 Academic Press, Inc.
1. INTRODUCTION
Given two parallel rows of n terminals each, the basic river
routing problem is to connect in a single layer each corre-
sponding pair of terminals. Traditionally, solutions to this
problem restrict the connecting wires to paths between the
terminal rows (internal routings) [24, 6, 7, 10]. In [5] it was
shown that if this restriction is slightly relaxed (internalexter-
nal routings), then the amount of space required to make the
connections can be reduced. We show that further relaxing
this restriction (mixed routings) can realize an improvement
in terms of the amount of space necessary for the routing by
as much as a factor of O(- n) over internal routings and as
much as a factor of O( 4- n) over internalexternal routings.
In addition to establishing the superiority of mixed
routings, we consider algorithms for producing optimal
routings in each class. In particular, we note that the
algorithm presented in [5] for producing optimal internal
external routings is somewhat unsatisfactory, in that its
running time is an order of magnitude larger than that of
several algorithms known to produce optimal internal
routings [2, 5]. In contrast, we present algorithms that
produce optimal internalexternal routings and optimal
mixed routings using no more time than the ‘‘best’’
algorithms for optimal internal routings.
In the next section we describe the generalized model,
introduce terminology, and give a precise specification of
the routing classes. The new algorithms are presented in
Section 3, and bounds on the performance improvements
achievable using mixed routings are proved in Section 4.
2. BACKGROUND
This section contains necessary background material.
The first subsection describes the generalized river routing
model. Notation and terminology are given in the second
subsection. The river routing classes are defined in the last
subsection.
2.1. The Generalized River Routing Model
The generalized model consists of a unit square grid with
terminals restricted to grid intersection points and arranged
in two rows parallel to the x-axis. Interconnections are
made in a single layer using wires that are restricted to paths
along the grid lines. It is assumed that the only objects
(other than the wires) in the routing layer are the terminals.
That is, the active circuits of each component are effectively
insulated from the routing layer. Unlike most previously
studied river routing models, this allows wires to travel
along paths that utilize the area above the upper terminal
row and below the lower terminal row, as well as utilizing
the area between the terminal rows. To simplify the presen-
tation, the model does not allow wires with horizontal
segments on the terminal rows.
The arguments for restricting wires to the area between
the terminal rows (the traditional model) are based on the
assumption that the modules where the terminals originate
also utilize the routing layer. However, this need not be the
case. Wires can be routed outside the terminal rows without
placing any additional restrictions on the layout of the
modules (e.g., in a nMOS VLSI chip) if the terminal rows
are extended away from the modules by a layer (e.g.,
polysilicon) electrically unrelated to the layer (e.g., metal)
used for routing.
There are several additional considerations which
make this generalized model attractive. First, the model is
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consistent with the ‘‘one-active-level’’ realization of three-
dimensional VLSI proposed by Rosenberg [9]. In that
realization, active components are present only on one level
of the chip and all additional levels are used solely for routing.
Second, the generalized model lends itself to the routing
of printed circuit boards (PCBs), since the absence of
constraints on the layout of the modules is inherent to the
routing problem for PCBs. Finally, the generalized model is
consistent with the models typically used for single row
problems [1, 8]. This consistency is useful not only for the
additional variety it affords, but also because it places the
one and two row problems on a uniform footing. (To date,
routing techniques have not carried over from one type of
problem to the other.)
2.2. Notation and Terminology
An instance of the river routing problem consists of two
horizontal rows of n terminals, with fixed horizontal posi-
tions for the terminals in each row (Fig. 1). The i th terminal,
from left to right, of the upper (lower) row is denoted by Ui
(Li). For each 1in, the pair of terminals (Ui , Li) make
up net i. Wire i connects net i.
The leftmost terminal has a horizontal position of zero.
The horizontal position of each other terminal (on either
row) is equal to the number of vertical grid lines that the
terminal is away from this leftmost terminal. The symbol Ui
(Li) will be used to represent the horizontal position of the
terminal Ui (Li). For the instance shown in Fig. 1, U1=0
and U4=L5=6.
The offset of net i is |Ui&Li |. Net i is offset-by-one if
|Ui&Li |=1. Net i has a right orientation if Ui>Li .
Likewise, it has a left (straight) orientation if Ui<Li
(Ui=Li). None of the results presented in this paper rely on
any properties that are inherent to a particular orientation
FIG. 1. Basic configuration.
(right, left, or straight) of the nets. Thus, in presenting the
results we will assume that all nets are right oriented. The
modifications necessary for left and straight oriented nets
are straightforward.
A cut through is a vertical grid line without any nets
‘‘crossing it.’’ For example, in Fig. 1 there is a cut through at
horizontal position 9, between nets 5 and 6. Note that the
vertical grid line between terminals L2 and L3 is not a cut
through because net 3 crosses that line. A block is a maximal
set of consecutive nets such that every net in that block has
the same orientation and there are no cut throughs between
any two nets in the block. A block is a right (left, straight)
block if the nets in the block are right (left, straight) oriented
nets (Fig. 1).
Every horizontal grid line is a track. The tracks between
the terminal rows, as well as the terminal rows themselves,
are internal tracks. All other tracks are external tracks
(Fig. 1). The region defined by the two tracks containing the
terminal rows and the two vertical lines passing through the
leftmost and rightmost terminals is the base.
The entire routing area is also divided into three horizontal
regions called channels (Fig. 1). The upper channel is the
area above the upper terminal row. The middle channel is
the area that separates the two rows of terminals. The lower
channel is the area below the lower terminal row. Most often
we will not need to refer directly to the upper channel or
lower channel. Thus, when the term channel is used in isola-
tion, it will be in reference to the middle channel. The channel
width, sometimes called the separation, is the number of
tracks utilized in the channel.
2.3. The Routing Classes
Wires are classified according to the region(s) they inter-
sect. A wire that stays within the base is an internal wire. All
other wires are noninternal wires and are further classified as
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FIG. 2. The routing classes: (a) an internal ‘‘greedy’’ routing; (b) an internalexternal routing; (c) a mixed routing; (d) an arbitrary routing.
follows. A wire that intersects the base only at its endpoints
is an external wire. A wire that intersects the base only along
cut throughs and at its endpoints is a mixed wire (i.e., a
mixed wire ‘‘crosses’’ the base only using wire segments that
run from the top terminal row to the bottom terminal row
along cut throughs). A wire that is neither internal, external,
nor mixed is an arbitrary wire. We will use the term internal
(external, mixed, arbitrary) to refer to a net whose corre-
sponding wire is internal (external, mixed, arbitrary).
Extending the classification of routings discussed in [5],
we have the following hierarchy of routing classes:
1. Internal routings: Every wire is an internal wire
(Fig. 2(a)).
2. Internalexternal routings: Wires are internal or
external (Fig. 2(b)).
3. Mixed routings: Wires are internal, external, or mixed
(Fig. 2(c)).
4. Arbitrary routings: No restrictions are placed on the
wires (Fig. 2(d)).
The basic river routing problem considered in this paper
is:
Given two parallel rows of n terminals, find a routing that
uses a minimum number of tracks.1
The goals of this paper are to: (1) solve the basic routing
problem for mixed routings; and (2) establish tight bounds
on the compactness of mixed routings in relation to both
internal and internalexternal routings. In addition, we
develop a significantly faster algorithm for producing
optimal internalexternal routings than has previously been
known.
3. AN ALGORITHM FOR OPTIMAL
MIXED ROUTINGS
In this section, we present an algorithm that produces
optimal mixed routings. We begin our discussion by review-
ing the optimal internal routing algorithm presented in [2].
The basis for that algorithm is a concept called conflict
numbers. In Subsection 3.2 we extend this concept so that
it is applicable to routings with noninternal wires. In
Subsection 3.3 the new conflict numbers are used to
improve the time needed to find optimal internalexternal
routings. This section culminates in Subsection 3.4 with a
mixed routing algorithm that requires no more time than
the ‘‘best possible’’ internal routing algorithm.
3.1. Internal Routings
The algorithm presented in [2] for finding optimal inter-
nal routings divides the internal routing process into two
steps:
1. Find the smallest channel width D for which an inter-
nal routing exists. This is the minimum separation and can be
found in linear time.
527RIVER ROUTING
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2. Having fixed the channel width at D, the wires are
routed as follows: Beginning with the upper row terminal, a
wire drops one track and then travels left as far as it can
without intersecting another wire or the vertical grid line
containing its lower row terminal. Then, if it has not reached
the vertical grid line of its lower row terminal, it drops
vertically until it can again start traveling left; otherwise it
drops vertically to meet its lower row terminal. This is
repeated until the net is connected. This method of routing
is referred to as a greedy routing and requires O(n2) time in
the worst case. (This is also the best possible time [2, 5] for
producing optimal internal routings).
Both of our algorithms (for optimal internalexternal
routings and optimal mixed routings) use this basic
framework in that they first determine a separation that
minimizes the number of tracks necessary in a routing and
then, using the separation actually produce the routing.
The method described in [2] for finding the minimum
separation (Step 1) in linear time is based on the concept of
a conflict number. Our algorithms will make use of a
modified version of conflict numbers. Here we describe the
original version introduced in [2], which is based only on
internal wires. In the next subsection we describe the simple
modification necessary to accommodate external and mixed
wires.
For two nets i and j (in a right block2 ) the conflict number
c(i, j) is defined as
c(i, j)={0j&i+1
if (i< j and Ui&i+ jLj) or (i> j)
otherwise.
Intuitively, a conflict number c(i, j) represents the number
of internal wires, between the i th and j th wires inclusive,
that force the placement of the lowest horizontal segment of
wire j in a greedy routing. That is, it is the number of tracks
necessary to route internal wires i through j. For example,
in the instance shown in Fig. 3(a), c(2, 4)=3 and three
tracks would be necessary to route wires 2 through 4 in
isolation.
For net j, the maximum conflict number C( j) is defined as
C( j)=max[c(i, j) for 1in].
Note that C( j)=c(i, j) for only one index i. The symbol
\( j) will represent the i for which C( j)=c(i, j). Columns 4
and 5 respectively of Table I give the \( ) and C( ) values for
all of the nets in the instance shown in Fig. 3.
The correctness of the algorithm given in [2] rests on the
fact that:
The minimum separation for an internal routing is equal
in number to the largest maximum conflict number.
The intuition behind this result is that if wires 1 through
j&1 are routed internal in a greedy fashion, then wire j can
be routed internal if at least C( j) tracks are available in the
channel. For the example, the minimum separation is
C(8)=c(1, 8)=8, indicating that eight tracks are necessary
to route the wires internally. The reader is referred to [2]
for details.
3.2. Modified Conflict Numbers
This subsection describes a modified version of conflict
numbers that reflects the internal routing of an arbitrary
subset of the n wires. To make it easier to understand the
necessary changes, we state the following property without
proof (Lemma 5 will show that the property holds for
modified conflict numbers):
The conflict number c(i, j){0 if and only if in a greedy
routing there is a horizontal segment of wire j that is on the
c(i, j)&1st track below the rightmost horizontal segment
of wire i.3
That is, conflict numbers give specific information about
the tracks containing horizontal segments in a greedy inter-
nal routing, and the maximum conflict number C( j) gives
the position of the lowest horizontal segment in wire j of a
greedy routing. The result relating minimum separation and
maximum conflict numbers easily follows from this.
We are interested in modifying conflict numbers in such
a way that the above property holds for greedy routings in
the generalized model,4 where some wires may be noninter-
nal. Thus, let I[1, ..., n] be the subset of wires that are to
be routed internal and let NI=[1. . .n]&I be the
complement of I. (Thus, the wires in NI are routed exter-
nal or mixed.) Define /I ( ) to be the characteristic function
of the set I. That is,
/I ( j)={1 if j # I0 otherwise.
The modified conflict numbers must effectively ignore the
existence of all nets j for which /I ( j)=0. For j # I, the nor-
malized index function ?I ( j) is the number of internal nets
to the left of net j inclusive. That is,
?I ( j)= :
j
k=1
/ I (k).
In modified conflict numbers, the normalized index function
will be used in lieu of indices i and j whenever i and j refer
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3 Since nets are right oriented, the ‘‘rightmost horizontal segment of wire
i ’’ in a greedy routing is the one with a right endpoint at horizontal position
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4 The form of greedy routings with noninternal wires will be made clear
later in the paper, for now it suffices to assume that the internal wires are
routed in a greedy fashion and all other wires are either external or mixed.
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FIG. 3. An example instance to illustrate conflict numbers: (a) an internal routing; (b) an internalexternal routing.
to a count of internal wires rather than a specific wire. Thus,
given a particular set of internal wires I, the modified con-
flict number for i, j # I is defined by
0 if (i< j, Ui&? I (i)+? I ( j)Lj)
cI(i, j )={ or (i> j)?I( j )&?I (i )+1 otherwise.
For j # I, the modified maximum conflict numbers are
defined by
CI( j)=max[cI (i, j) for 1in, i # I].
As before, note that CI ( j)=cI (i, j) for only one index i.
We use symbol \I ( j) to represent the i for which CI ( j)=
cI (i, j), when j # I. Referring back to our example,
consider the routing shown in Fig. 3(b), where I=[1, 2, 3,
5, 6, 7, 9, 10]. Columns 6 through 9 of Table I show the
functional values used in the calculation of modified maxi-
mum conflict numbers.
TABLE I
Original and Modified Conflict Numbers for Nets in the Example.
j Uj Lj \( j ) C( j ) /I( j ) ?I( j ) \I( j ) CI( j )
1 2 0 1 1 1 1 1 1
2 3 1 1 2 1 2 1 2
3 4 2 1 3 1 3 1 3
4 5 3 1 4 0   
5 7 5 1 5 1 4 5 1
6 8 6 1 6 1 5 5 2
7 9 7 1 7 1 6 5 3
8 10 8 1 8 0   
9 11 10 5 5 1 7 9 1
10 12 11 5 6 1 8 9 2
Throughout the remainder of this paper, unless otherwise
stated, the use of the terms conflict number and maximum
conflict number will mean modified conflict number and
modified maximum conflict number, respectively.
Let I1<I2< } } } <Im represent the indices of the nets in
I. That is, Ir=i if and only if ? I(i)=r. For the example we
have I1=1, I2=2, I3=3, I4=5, ..., I8=10, where m=8 is
the number of internal wires. This representation of internal
wires gives rise to the following equivalent definitions for
conflict numbers:
0 if (Ip<Iq , UIp& p+qLIq)
cI(Ip , Iq)={ or (Ip>Iq)q&p+1 otherwise;
CI(Iq)=max[cI(Ip , Iq) for IpIq].
Notice that we now have three different notations that refer
to the same net or wire: i, ? I (i), and Ir , where ?I (i)=r.
For consistency we will always use i or Ir to represent the
net i or wire i. The normalized index ?I (i)=r will be used
only when we need a count of the number of internal wires
up to and including wire i. Thus, in the condition for
cI (Ip , Iq)=0, the inequality Ip<Iq means that net Ip is to
the left of net Iq , while the value q& p+1=?I (Iq)&
?I (Ip)+1 is the number of internal wires forcing the place-
ment of a horizontal segment in wire Iq .
In the remainder of this subsection we provide five
lemmas establishing various useful facts about nets in I.
Lemma 1. Let Ip and Iq be two members of I such that
Ip<Iq . Then
UIq&qUIp& p, (1)
LIq&qLIp& p. (2)
529RIVER ROUTING
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Proof. The results follow from three simple observations:
1. q= p+c1 for some c11,
2. UIq=UIp+c2 for some c2c1 ,
3. LIq=L Ip+c3 for some c3c1 . K
The next lemma shows that for fixed Iq the defined,
nonzero conflict numbers cI (Ip , Iq) form a decreasing
sequence of consecutive integers ending with 1.
Lemma 2. For Ip=\I (Iq),
cI (Ip , Iq)=q& p+1;
cI (Ip+1, Iq)=q&( p+1)+1;
cI (Ip+2, Iq)=q&( p+2)+1;
} } }
cI (Iq , Ip)=q&( p+(q& p))+1=1.
Moreover, for all Ir # I&[Ip , Ip+1 , ..., Iq], cI (Ir , Iq)=0
Proof. The first part is shown by the following induction
on r, where prq.
Basis (r= p). Since Ip=\I (Iq), it must be that
cI (Ip , Iq)=q& p+1{0.5
Induction step ( pr<q). Assume cI (Ir , Iq)=q&r+1.
It suffices to show that cI (Ir+1 , Iq){0 for then
cI (Ir+1 , Iq)=q&(r+1)+1. By the induction hypothesis
cI (Ir , Iq){0 and, consequently,
UIr&r+q>LIq .
Combining this with Eq. (1) in Lemma 1 applied to Ir<
Ir+1 , we have
UI r+1&(r+1)+q>L Iq .
Thus cI (Ir+1 , Iq){0, completing the proof of the first
part of the lemma.
To see that for all Ir # I&[Ip , ..., Iq], cI (Ir , Iq)=0,
observe that cI (Ir , Iq)=0 when Ir>Iq . Furthermore, if
cI (Ir , Iq){0 for Ir<Ip then
cI (Ir , Iq)=q&r+1>q& p+1=cI (Ip , Iq)=C I(Iq).
But this not possible since Ip=\I (Iq). K
Lemma 3. If \I (Iq)=Ip then UIp>UIp&1+1.
Proof. It follows from Lemma 2 that cI (Ip , Iq){0 and
cI (Ip&1, Iq)=0. Thus,
UIp& p+q>LIq ,
UIp&1&( p&1)+qLIq .
Combining inequalities gives the desired result. K
Lemma 4. Let I1<I2< } } } <Im be the indices of the
nets in I. For r # [1, ..., m&1], we have \ I (Ir)\I (Ir+1).
Proof. If \I (Ir)=I1 the result is obviously true. There-
fore assume that \I (Ir)>I1 and let Is=\I (Ir). By
Lemma 2, cI (Is&1 , Ir)=0, and therefore
UIs&1&(s&1)+rLIr .
Combining this with Eq. (2) in Lemma 1 applied to Ir<
Ir+1 , we have
UI s&1&(s&1)+(r+1)LIr+1 .
Consequently cI (Is&1 , Ir+1)=0 and, by Lemma 2,
\I (Ir)\ I (Ir+1). K
For any internal wire Ir , let Ir(x, y) represent the grid
point that is at horizontal position x on the y th track below
the right endpoint of the rightmost horizontal segment in
wire Ir . For example, in Fig. 3(a), where I=[1, ..., 10],
I6(11, 3) represents the grid point at horizontal position 11
(i.e., the horizontal position of terminal L10) on the third
track below the track containing wire 6’s rightmost horizon-
tal segment. Thus, the right endpoint of the horizontal
segment in wire 9 is at position I6(11, 3). The next lemma
proves the key property relating conflict numbers to greedy
routings.
Lemma 5. Let Ip and Iq be two members of I such that
IpIq . The conflict number cI (Ip , Iq){0 if and only if in
a greedy routing there exists a horizontal segment of wire Iq
with right endpoint at Ip(UIp& p+q, q& p).
Proof. Let Ip be any internal wire. The proof of the only
if part is by induction on Iq , where Iq ranges over all inter-
nal wires starting with Ip up to the last wire for which
cI (Ip , Iq){0.
Basis (Iq=Ip). Clearly the rightmost horizontal segment
for any wire Ip of a greedy routing has a right endpoint at
horizontal position UIp on the zeroth track below its own
rightmost horizontal segment (i.e., at Ip(U Ip&p+p,
p&p)=Ip(U Ip , 0)).
530 BLAIR AND LLOYD
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Induction step (Iq>Ip , cI (Ip , Iq){0). Assume the
lemma holds for wires Ip , ..., Iq&1. We will show that it
holds for wire Iq . Since cI (Ip , Iq){0, we have
LIq<UIp& p+q
UIp& p+(q&1).
Thus, by the induction hypothesis the horizontal position
of terminal LIq is no greater than the horizontal position of
Iq&1(UIp& p+(q&1), (q&1)& p), the right endpoint
of the horizontal segment of wire Iq&1 on the
[(q&1)& p]th track below the rightmost horizontal
segment in wire Ip (Fig. 4).
Now consider the greedy internal routing of wire Iq .
Since the terminal LIq has a horizontal position no greater
than UIp& p+(q&1) (horizontal position x in Fig. 4), it
must be that wire Iq in the greedy routing has a horizontal
segment on the track below the horizontal segment of wire
Iq&1 shown in Fig. 4. Consequently, wire Iq has a horizontal
segment on the (q& p) th track below the track containing
wire Ip ’s rightmost horizontal segment. In addition, since
wire Iq will be routed as close to wire Iq&1 as possible, it
must be that the horizontal segment on that track has a
right endpoint at horizontal position
UIp& p+(q&1)+1=UIp& p+q.
This completes the proof of the only if part.
For the if part of the lemma assume that in a greedy rout-
ing there exists a horizontal segment of wire Iq with right
FIG. 4. Terminal LIq cannot be to the right of wire Iq&1’s horizontal
segment. Track y is the [(q&1)& p]th track below the track con-
taining wire Ip ’s rightmost horizontal segment. Horizontal position x is
UIp& p+(q&1).
endpoint at Ip(U Ip& p+q, q& p). Then L Ip<UIp&
p+q, for otherwise wire Iq would drop before the right
endpoint. By definition then cI (Ip , Iq){0, and this
completes the proof. K
3.3. InternalExternal Routings
The algorithm given in [5] for finding an optimal internal
external routing has time complexityO(n3). In this subsection
modified conflict numbers are used to improve the time
complexity to O(n2).
The O(n3) internalexternal routing algorithm uses a
greedy approach to produce a routing that is optimal for
each possible fixed channel width.6 For each fixed channel
width, the algorithm proceeds as follows: Starting with the
first wire, each wire is routed internal in a greedy fashion. If
it is determined that a wire will not ‘‘fit’’ in the channel then
the routing for that wire is removed and the wire is marked
external. This process is continued until every wire has been
either routed internal or marked external. Once the process
is completed, half of the wires marked external are routed
around the left end of the base, and half are routed around
the right end of the base. It was shown in [5] that this
greedy internalexternal algorithm for a fixed channel width
routes internal a maximum set of wires, thereby minimizing
the required number of external wires and external tracks.
With an optimal routing in hand for every possible fixed
channel width, the overall best routing is chosen. This
requires O(n3) time since for every possible fixed channel
width, O(n2) time may be required to route the internal
wires.
Our algorithm uses a similar method in that it calculates
the number of tracks necessary for an optimal internal
external routing using each fixed channel width. However,
we use conflict numbers to determine a maximum set of
wires that can be routed internal. This process is performed
by the algorithm MARK-INTERNAL described below.
The algorithm not only will be the cornerstone of the O(n2)
internalexternal routing algorithm, but also will be used to
find optimal mixed routings.
Algorithm MARK-INTERNAL.
INPUT. A set of n right oriented nets and a channel
width d0.
OUTPUT. Each wire is marked I or NI, so that all I
wires can be routed internal using a channel width of d.
Moreover, the number of wires marked I is maximized.
Method. As the algorithm proceeds, it will always be the
case that all wires marked I can be routed internal using a
channel width of d. The wires are processed from left to
531RIVER ROUTING
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right. Wire j is processed by computing the maximum
conflict number CI ( j). This number is used to determine
whether wire j will ‘‘fit’’ in the channel. If so, then j is marked
I; otherwise it is marked NI. Details are given in Fig. 5.
In Fig. 5 the detailed algorithm on the left shows what is
necessary to efficiently compute the sets I and NI for a
given fixed channel width. A conceptual outline of MARK-
INTERNAL is given in the comments shown at the right of
the figure. In the interest of efficiency, the implementation
on the left only computes the ?I ( j) values7 and marks each
of the wires as either I or NI. The maximum conflict
numbers are never explicitly stored, although the maximum
conflict number values are used in line 7 to determine if a
wire, together with the wires already marked I, fits in the
channel. Note that the body of the while loop is executed no
more than n times during the entire execution of the
algorithm. With this in mind, it is easy to see that MARK-
INTERNAL has linear time complexity.
Lemma 6. Just before the if statement in line 7 of
MARK-INTERNAL is executed, i=\I ( j).
Proof. The proof is by induction on j. The base case is
trivial. For the induction step assume that the lemma is true
for all wires k # I&[ j]. Let I&[ j]=[I1 , ..., Iq]. That is,
Iq is the most recently marked internal wire other than j. By
the induction hypothesis, \I (Iq) is the value of i just before
executing the while loop during this major step of the
algorithm. Furthermore, by Lemma 4, \I ( j)\I (Iq).
Since the while loop is entered only for each value of i where
i # NI or cI (i, j)=0, the value of i is incremented until the
first i # I for which cI (i, j){0 is encountered. (Note that
i will not be incremented past j since just prior to the while
loop j is added to I.) It follows that execution will drop out
of the while loop when i=\I ( j). K
The following theorem proves that MARK-INTERNAL
does exactly what it is intended to do.
Theorem 1. The wires marked I by MARK-INTERNAL
form a maximum cardinality set of wires that can be routed
internal using fixed channel width d.
Proof. It suffices to show that MARK-INTERNAL
marks a wire internal if and only if the greedy internal
external routing algorithm routes that wire internal.8 The
proof is by induction on the number of marked wires.
Basis (Wire 1). For j=1 we have i=1 and the body
of the while loop is not entered. It follows that the if
condition on line 7 is only true if d=0, in which case
MARK-INTERNAL moves wire 1 to NI. Otherwise wire
1 remains in I.
The greedy internalexternal routing of wire 1 will drop
one track and then travel left until it meets the vertical grid
line at horizontal position L1 , at which point it will drop to
meet L1 . Since this routing of wire 1 fits in the channel only
when d>0, the greedy algorithm will mark wire 1 noninternal
only if d=0.
Induction step (Wire j for 1< jn). Assume wires
1, ..., j&1 are marked consistent with the greedy internal-
external routing, and consider the j th iteration of the for
loop. Let I$=I _ [ j]. From Lemma 6 we know that just
prior to executing the if statement in line 7, i=\I$( j). Thus,
CI$( j)=cI$(i, j)=?I$( j)&? I$(i)+1. It follows then from
Lemma 5 that in a greedy routing of the wires in I$ the
lowest horizontal segment in wire j is on the ?I $( j)&
?I$(i) th track below the rightmost horizontal segment in
wire i. By Lemma 3, Ui>Ui&1+1, and thus wire i ’s
rightmost horizontal segment is in the first track below the
upper terminal row. Consequently, wire j’s lowest horizontal
segment is on the (?I$( j)&? I$(i)+1) th track below the
upper terminal row. It follows that wire j will fit in the channel
if and only if d?I$( j)&?I$(i)+1. Since MARK-
INTERNAL moves j to NI only when this condition is
false, the j th wire is marked by MARK-INTERNAL consis-
tent with the greedy internalexternal routing. K
We are now ready to describe the internalexternal
separation algorithm.
Algorithm INTEXT-SEPARATION.
INPUT. A set of n right oriented nets.
OUTPUT. A channel width D that can be used to
produce an optimal internalexternal routing.
Method. For each fixed channel width, MARK-INTER-
NAL determines how many wires must be routed external.
The total number of tracks (internal plus external)
necessary in a greedy internalexternal routing is then
calculated. D is set to the largest channel width that mini-
mizes the total number of tracks. Details are given in Fig. 6.
Theorem 2. INTEXT-SEPARATION determines a
channel width D for which a greedy internalexternal routing
is an optimal internalexternal routing.
Proof. From the proof of Theorem 1 we know that for
any fixed channel width MARK-INTERNAL chooses the
same external wires as does the greedy internalexternal
routing. In the greedy internalexternal routing, half of the
external wires are routed around the left end of the base,
while the other half are routed around the right end of the
base. Thus, the greedy internalexternal routing uses
W |NI|2X external tracks above the upper terminal row
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FIG. 5. Details of the algorithm MARK-INTERNAL.
and the same number of external tracks below the lower
terminal row. This is exactly the number of external tracks
charged to the overall number of tracks by INTEXT-
SEPARATION. Therefore, INTEXT-SEPARATION deter-
mines the channel width D for which the greedy internal
external routing is an optimal internalexternal routing. K
As opposed to the O(n3) internalexternal routing
algorithm, where the channel width and routing are
computed simultaneously, our internalexternal routing
algorithm involves two separate steps:
First, INTEXT-SEPARATION is used to calculate a
channel width D that minimizes the number of tracks
needed for an internalexternal routing. Second, using a
channel width of D, the wires are routed using the method
of [5] for internalexternal routing in a given channel
width.
This algorithm produces exactly the same routing as does
the algorithm of [5]. However, the following result, in
conjunction with the fact that actually producing a routing
for a fixed channel width takes no more than O(n2) time,
shows that our internalexternal routing algorithm has a
time complexity of only O(n2), as compared with the O(n3)
algorithm of [5].
Theorem 3. INTEXT-SEPARATION has time complexity
O(n2).
Proof. Recall that MARK-INTERNAL has linear time
complexity. Using the set NI produced by MARK-
INTERNAL, INTEXT-SEPARATION calculates the
FIG. 6. Details of the algorithm INTEXT-SEPARATION.
number of necessary external tracks in constant time. Since
these two steps are executed for each of n fixed channel
widths, the entire algorithm has time complexity O(n2). K
3.4. Mixed Routings
This subsection describes an O(n2) algorithm that
produces optimal mixed routings. As with our internal
external algorithm, the new mixed routing algorithm first
calculates a channel width D, and then actually produces a
routing using D. We begin in Subsection 3.4.1 by estab-
lishing a useful property of mixed routings. In Sub-
section 3.4.2 we discuss how to determine the number of
external tracks necessary to route a given set of noninternal
(external plus mixed) wires. The mixed routing algorithm
and its proof of correctness are given in Subsection 3.4.3.
3.4.1. Monotonic Mixed Routings
A monotonic routing is one where:
1. any continuous portion of a wire that only intersects
the middle channel never backtracks either horizontally or
vertically;
2. any continuous portion of a wire that intersects only
the upper channel (lower channel) never backtracks
horizontally and backtracks only once in the vertical direc-
tion; and
3. every wire intersects the middle channel in exactly
one continuous portion of the wire (except at its endpoints).
In [5] it was shown that for every internalexternal routing
there exists a monotonic internalexternal routing that uses
no more tracks than the original routing. The theorem in
this subsection proves a similar result for mixed routings.
Theorem 4. For any mixed routing, there exists a
monotonic mixed routing that uses no more tracks than the
original routing.
Proof. By definition, every maximal length continuous
portion of a wire in a mixed routing that intersects the
middle channel has one endpoint on the upper terminal row
and the other endpoint on the lower terminal row. Thus, the
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results in [5] are sufficient to argue that the theorem holds
for conditions 1 and 2 of a monotonic mixed routing. We
therefore concentrate on showing that the theorem holds for
any mixed routing satisfying conditions 1 and 2 but not
condition 3. To this end, we will show how to eliminate a
single instance of a wire intersecting the middle channel
more than once, without increasing the number of tracks
utilized by the routing. The process can then be repeated
until there are no wires remaining that intersect the middle
channel more than once.
Consider the structure of a mixed wire j that intersects the
middle channel more than once. There are two possibilities:
either two segments of wire j intersect, or no two segments
of wire j intersect (Fig. 7). Observe that when two segments
of a single wire intersect, there must be a loop in the
wire (e.g., the part of wire j in Fig. 7(a) starting with w and
traveling through x, y, and z back to w). When this is the
case, the loop can be removed without impacting the rout-
ing of any other wires. Since we have assumed that the
second condition for monotonic routings is satisfied, the
removed loop must cross the middle channel at least twice,
and this would complete the proof.
Now assume that no two segments of any wire intersect
and consider any mixed wire j that intersects the middle
channel at least twice. Choose a pair of cut throughs (v, w)
and (x, y) utilized by wire j such that no other part of wire
j (including the terminals Uj and Lj) intersects the middle
channel anywhere between the two cut throughs (Fig. 7(b)).
Note that two such cut throughs must exist since no two
segments of wire j intersect. Since both Uj and Lj lie on the
same side of cut through (x, y) and no two segments in wire
j intersect, wire j must eventually again cross the vertical
grid line (on an external track) containing the cut through
(x, y) (e.g., point z in Fig. 7(b)). Consider adding a line
segment ( y, z) to wire j in Fig. 7(b) and removing the part
of wire j that follows a path from y through w and v to z. If
this is possible, then we are done. If this is not possible, then
there must be other wires crossing ( y, z). We will show that
in this case, we can make the desired alteration (i.e., remove
FIG. 7. Possible configurations when a mixed wire j intersects the middle channel at least twice: (a) two segments intersect; (b) no two segments intersect.
an instance of crossing the middle channel) to one of these
other wires.
Consider a wire segment S belonging to wire k that
crosses ( y, z). We have the following facts.
v Uk and Lk must be on the same side of cut through
(x, y).
v Wires j and k cannot cross.
It follows that there is another segment S$ of wire k that also
crosses ( y, z). Similarly, if there are any segments belonging
to a wire i that cross ( y, z) between S and S$, then there
must be a pair of segments, belonging to that wire, that cross
( y, z) between S and S$. Using the same argument recur-
sively, we see that there must exist two wire segments
belonging to the same wire that cross ( y, z) and that have no
other wire segments between them. Therefore, we can make
the following alteration: For the wire that contains the
‘‘innermost’’ pair of segments that cross ( y, z), connect the
two segments with a vertical segment on ( y, z) and remove
the part of that wire that is not connected to the terminals.
If this results in a routing that does not satisfy condition
2 in the definition of monotonic mixed routings, then
the results in [5] can be used to remove the instances of
doubling back within a single channel. K
It follows from Theorem 4 and the results in [5] that
producing optimal monotonic mixed routings is equivalent
to producing optimal mixed routings. In the next section
we use this fact to show how a particular fixed set of non-
internal wires can be routed so as to minimize the number
of external tracks.
3.4.2. Routing a Set of Mixed Wires
As mentioned earlier, the mixed routing algorithm deter-
mines a channel width that minimizes the number of tracks
necessary and then produces the routing. The first step of
this algorithm uses the procedure MARK-INTERNAL
(from Subsection 3.3) to mark a minimum set of noninter-
nal wires. The minimum number of external tracks necessary
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to route the noninternal wires is then calculated using a
procedure FILL-TRACK. This subsection describes FILL-
TRACK.
We assume here that the wires (and their corresponding
nets) have been marked as either I or NI and focus on the
set NI. Let NI1<NI2< } } } <NIl represent the
indices, in order, in NI. FILL-TRACK views the routing
region as two interleaved lists. The first list contains a
representation of the NI wires, while the second list
contains a representation of the cut throughs available for
routing the noninternal wires. More specifically, initially the
first list N1 , N2 , ..., Ng contains g=l=|NI| copies of the
integer 1, each corresponding to a wire in NI. For each i,
1i<g, the second list contains an entry CTi equal to the
number of cut throughs available between the noninternal
nets NIi and NIi+1 .
We also define CT0=CTg=n representing an infinite
supply of cut throughs at each end of the base. Because it is
possible that CTi=0 for some values of i, we run a compres-
sion procedure after initialization that merges together the
representations of noninternal wires. That is, for each
CTi=0, the compression procedure adds Ni+1 to Ni ,
deletes Ni+1 and CTi from the lists, and decrements g by 1.
Details for this initialization of the two lists are given in
Fig. 8. Note that in Fig. 8 compression is performed as the
lists are initialized.
FILL-TRACK uses the two lists to force a maximum
number of mixedexternal wires onto a single corresponding
pair of external tracks (one above the upper terminal row
and one below the lower terminal row). The algorithm will
be called for each pair of external tracks used in the mixed
routing. In the description below of FILL-TRACK and in
Subsection 3.4.3 of its calling algorithm, the noninternal wires
represented by an entry Ni will be referred to as ‘‘the non-
internal wires in Ni ,’’ and the cut throughs represented by
an entry CTi will be referred to as ‘‘the cut throughs in CTi .’’
Algorithm FILL-TRACK.
INPUT. Two lists of positive integers, N1 , ..., Ng and
CT0 , ..., CTg , where CT0=CTg=n.
OUTPUT. Updated lists to reflect the assignment of
noninternal wires to cut throughs such that (1) all of the
assigned wires can be routed on a single pair of external
tracks utilizing the appropriate cut throughs, and (2) the
number of noninternal wires ‘‘routed’’ on the single pair of
external tracks is maximized.
Method. For each set of cut throughs CTi : If at least two
cut throughs are available, decrement CTi by 2 and take a
noninternal wire from each of Ni and Ni+1. Otherwise
decrement CTi by 1 and take a noninternal wire from either
Ni or Ni+1. Details are given in Fig. 9.
Intuitively, for each CTi , FILL-TRACK assigns the
closest noninternal wire that is left of CTi (from Ni) to the
leftmost cut through in CTi and assigns the closest noninter-
nal wire that is right of CTi (from Ni+1) to the rightmost cut
through in CTi (Fig. 10). The time complexity analysis and
proof of correctness of FILL-TRACK will be postponed
until the discussion of the calling algorithm, MIXED-
SEPARATION.
3.4.3. The Mixed Routing Algorithm
We are now ready to describe MIXED-SEPARATION
(and subsequently the mixed routing algorithm):
Algorithm MIXED-SEPARATION.
INPUT. A set of n right oriented nets.
OUTPUT. A channel width D that can be used to
produce an optimal mixed routing.
Method. For each fixed channel width: MARK-INTER-
NAL determines which wires are to be routed noninternal
(mixed or external), the lists N and CT are initialized,
FILL-TRACK is used to assign as many mixedexternal
wires as possible to each pair of external tracks, and the
total number of tracks (internal plus external) necessary is
calculated. D is set to the largest channel width that mini-
mizes the total number of tracks.9 Details are given in
Fig. 11.
The correctness of MIXED-SEPARATION is estab-
lished by showing that for each fixed channel width, the
greedy routing represented by the call to MARK-INTER-
NAL and the repeated calls to FILL-TRACK is an optimal
mixed routing. We begin by showing that for a fixed channel
width the set of noninternal wires chosen by the call to
MARK-INTERNAL is a good as it can be.
Lemma 7. Among all partitions of wires into sets I and
NI where the wires in I can be routed internal with fixed
channel width d, MARK-INTERNAL returns a partition that
minimizes the number of external tracks necessary to route
the NI wires.
Proof. Recall that a block is defined to be a maximum
set of consecutive nets with the same orientation and no cut
throughs between any two nets in the block. It follows from
this definition that the monotonic internal routing of any
wires in a block will not be affected by the monotonic inter-
nal routing of any other blocks or by the routing of any
mixed wires along cut throughs. Furthermore, since any set
of x noninternal wires in a particular block will necessarily
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FIG. 8. Initializing the lists N and CT.
utilize Wx2X external tracks above the block and the same
number of external tracks below the block, a partition of the
nets in such a way that the number of noninternal wires in
each block is minimized, will minimize the overall number
of external tracks.
Observe that if net i is the first net in a block, then Li must
have a horizontal position greater than Ui&1. Conse-
quently, by definition, the maximum conflict number of the
first net in any block must be 1. Thus, MARK-INTERNAL
will return a marking equivalent to the marking that would
be returned by calling MARK-INTERNAL separately for
each block. From Theorem 1 we know that each call to
MARK-INTERNAL returns a minimum set of noninternal
wires. Therefore, the single call to MARK-INTERNAL will
return a set of noninternal wires that both minimizes the
overall number of noninternal wires and minimizes the
number of noninternal wires in each separate block. This,
together with the fact that the wires marked internal by
MARK-INTERNAL can be internally routed using the
fixed channel width proves the lemma. K
We have shown that the call to MARK-INTERNAL
returns a set of noninternal wires that require a minimum
number of external tracks given the fixed channel width.
Consequently, in proving the following theorem we need
only show that given a particular set NI, the repeated calls
to FILL-TRACK calculate the minimum number of exter-
nal tracks necessary to route the NI wires.
FIG. 9. Details of the algorithm FILL-TRACK.
Theorem 5. MIXED-SEPARATION determines a channel
width D for which an optimal mixed routing exists.
Proof. Let Ralg be the monotonic mixed routing
implicitly constructed during the execution of MIXED-
SEPARATION. It follows from Lemma 7 and the way in
which FILL-TRACK and MIXED-SEPARATION ‘‘assign’’
NI wires to external tracks and cut throughs, that Ralg is
indeed a mixed routing. Therefore, we concentrate here on
proving optimality of Ralg .
Let ni1 , ni2 , ..., nil be the indices of the nets in NI in the
order in which MIXED-SEPARATION assigned them to
cut throughs. Two routings agree in wire nii if and only if the
noninternal wire nii utilizes the same cut through and the
same pair of external tracks in both routings. The agreement
factor, agr(R), of a mixed routing R is the largest value k such
that Ralg and R agree in wire nii for all 1ik. We will show
that agr(R)=l for some optimal monotonic mixed routing R.
It will follow from this that the number of external tracks
used in Ralg is minimum, thereby providing the result.
By Lemma 7 and Theorem 4 there exists an optimal
monotonic mixed routing with exactly the noninternal wires
ni1 , ..., nil . Moreover, since the noninternal wires in each such
optimal routing are monotonic, we can assume, without loss
of generality, the noninternal wires use the external tracks ‘‘in
pairs’’ (i.e., when wire nik uses the j th track above the upper
terminal row, it also uses the jth track below the lower ter-
minal row). Of all such optimal monotonic mixed routings,
let Ropt be one with maximum agreement factor, and suppose
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FIG. 10. Routing noninternal wires along cut throughs.
agr(Ropt)=k&1<l. Let ca and c0 be the cut throughs used
respectively in Ralg and Ropt to route wire nik .
We will consider four cases dependent on the relative
horizontal positions of c0 , ca , and Unik .
10 Part of Ropt for
each of the four cases is shown as the upper routing in each
of parts (a)(d) of Fig. 12. Wires drawn with solid lines in the
figure represent the routing of nik in Ropt . Wires drawn with
dashed lines in the figure represent possible routings of some
noninternal wire nij for k< jl that uses the cut through ca
in Ropt. Before arguing about each specific case we will
describe some facts that are true for all four cases.
Because of the way that MIXED-SEPARATION and
FILL-TRACK assign noninternal wires to cut throughs, it
must be the case that of all cut throughs not used by wires
ni1 , ..., nik&1, ca is the closest to net nik on the side of Unik that
ca is on, and that for all nij , k< jl, Unij is not between Unik
and ca . This means that there are no cut throughs or ter-
minals belonging to noninternal wires nij for k< jl in the
gray shaded area shown between the terminal Unik and ca in
each part of the figure. It further follows from the fact that
Ropt is monotonic that no noninternal wire nij for k< jl
crosses the area shaded with a grid in each part of the figure.
These two facts will be used in the following and in each of
the four cases.
Now suppose that cut through ca is not used by any mixed
wire in Ropt . Then it follows from the fact that there are no
other mixed wires in the shaded area of Fig. 12 (all four parts)
that the routing Ropt with the following alteration uses no
more tracks than Ropt and has agreement factor k, thereby
providing a contradiction. The alteration is to replace the
mixed routing of wire nik with a mixed wire that uses ca and
the same pair of external tracks as is used by nik in Ralg .
In each of the following four cases we assume that some
wire nij , k< jl, uses cut through ca in Ropt :
Case 1 (c0ca<Unik Fig. 12(a)). The routing of
wires nik and nij can be ‘‘switched’’ as shown in the lower
portion of part (a) of the figure. Note that this switch results
in a monotonic routing in which no two wires intersect and
that uses the same number of external tracks as is used by
FIG. 11. Details of the algorithm MIXED-SEPARATION.
Ropt . Moreover, the altered routing has agreement factor
k, providing the desired contradiction.
Case 2 (c0<Unik<caFig. 12(b)). Note that in this
case the routing of wire nik in Ropt cannot have used the
same track as that used in Ralg since FILL-TRACK would
have assigned wire nik to c0 using that track if it was
available. Consequently, wire nij must follow one of the two
paths indicated by the dashed arrows in the upper portion
of Fig. 12(b). Moreover, if Unij>ca , then any other non-
internal wire nii , k>il, i{j, that crosses the horizontal
position of ca in Ropt must use an external track above that
used by wire nik in Ropt . Hence, the area of Fig. 12(b)
shaded with diagonal lines must be free of any noninternal
wires in Ropt . It follows that the routing of wires nik and nij
can be ‘‘switched’’ as shown in the lower portion of part (b)
of the figure. From here the argument follows that of Case 1.
Case 3 (ca<Unik<c0Fig. 12(c)). Note that in this
case wire nij cannot have come in from the left on the same
track as Ralg uses for wire nik since the two routings have
agreement factor k&1. Hence, wire nij must follow one of
the two paths indicated by the dashed arrows in the upper
portion of Fig. 12(c). From here the argument follows that
of Case 1.
Case 4 (Unik<cac0Fig. 12(d)). Using the same
argument as that in Case 1 we get a contradiction, thereby
completing the proof of the theorem. K
Theorem 6. MIXED-SEPARATION has time com-
plexity O(n2).
Proof. For each possible channel width (d=0, ..., n&1),
MIXED-SEPARATION performs three nontrivial opera-
tions: (1) call MARK-INTERNAL, (2) initialize the lists
N and CT, and (3) call FILL-TRACK and compress the
lists until the list N is empty. Clearly, steps (1) and (2) have
time complexity O(n). For the third step, notice that any
particular call to FILL-TRACK with g entries in the N list
assigns xg wires to the pair of external tracks. The call to
FILL-TRACK then has time complexity O(x), and since
compressing N and CT requires only one scan of the
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FIG. 12. Possible partial routings in Ropt: (a) c0ca<Unik ; (b) c0<Unik<ca ; (c) ca<Unik<c0 ; (d) Unik<cac0 .
updated N and CT lists, it too requires only O(x) time.
Furthermore, after such a call to FILL-TRACK, the list N
has x fewer wires in it. Therefore, the list N will be empty
when the calls to FILL-TRACK have accumulated time
complexity O(n). It follows that MIXED-SEPARATION
has time complexity O(n2). K
The actual routing algorithm follows the format of the
separation algorithm. The only major difference is that the
wires are actually routed after the separation D has been
determined. This is done in a straightforward fashion and
gives us an algorithm that produces optimal mixed routings
in time O(n2).
4. PERFORMANCE BOUNDS
The results of the previous section establish (along with
earlier results) that we can produce, in O(n2) time, optimal
routings for each of the classes internal, internalexternal,
and mixed. In this section we consider the relative compact-
ness of optimal routings from each of the three classes. We
begin our discussion by noting that the following theorem
was proven in [5].
Theorem 7. Let OPTI(P) and OPTIE(P) be the number
of tracks used in an optimal internal routing and an optimal
internalexternal routing respectively of P. Then
OPTI(P)
OPTIE(P)
O(- n).
Furthermore, this is the best possible bound.
In the next two subsections we derive bounds on the
worst case ratio of the number of tracks used for internal
routings relative to mixed routings (Subsection 4.1), and for
internalexternal routings relative to mixed routings
(Subsection 4.2).
4.1. InternalMixed Routings
Here we show that given an instance P of the river routing
problem, the performance improvement achievable by using
a mixed routing rather than an optimal internal routing is
bounded above by O(- n). The following lemma is useful in
proving this and the bound in the next subsection.
Lemma 8. Let OPTI(P) and MIX(P) be the number of
tracks used in an optimal internal routing and any mixed routing
of an instance P. Then
OPTI(P)[MIX(P)]2.
Proof. Let P1 , P2 , ..., Pm represent the blocks in P, and
define OPTI(Pi) to be the number of tracks used by an
optimal internal routing of a block Pi . Since, in an optimal
greedy internal routing of P, the internal routing of the
wires in any one block is not affected by the internal routing
of the wires in any other block, it suffices to show that
OPTI(Pi)[MIX(P)]2 for arbitrary i, 1im.
Let I and NI be the set of wires routed internal and
noninternal respectively in the mixed routing and without
loss of generality assume |NI|1. Consider the process
of bringing the wires in NI & Pi internal one at a time from
right to left. We will show that when wire NIk # NI & Pi
is brought internal, the maximum conflict number of each
net to the right of NIk will increase by no more than D+1.
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It will follow that by bringing all |NI & Pi | wires internal,
the maximum conflict number of any one net can increase
by no more than |NI & Pi |_(D+1). This, together with
the following two facts, will provide the result.
1. |NI & Pi |MIX(P), since, by definition, there are
no cut throughs in any block Pi .
2. (D+1)MIX(P), since we have assumed at least
one noninternal wire in the mixed routing.
Now, consider the process of bringing a wire
NIk # NI & Pi internal. Let I$ represent the set I _
[NIi | i>k] and I" represent the set I _ [NIi | ik].
We must show that
CI"(I"r")(D+1)+CI$(I$r$), (3)
where I"r" and I$r$ represent the same wire in the different
sets I" and I$ of internal wires. Since no noninternal wires
to the left of NIk have been brought internal, we have
CI"(I"r")=C I$(I$r$) for all I$r$ to the left of NIk . Thus, we
concentrate on showing that Eq. (3) holds for all Ir to the
right of NIk .
Let I$k$ # I$ and I$k+1$ # I$ be the internal wires closest
to NIk on the left and right, respectively. Define
I$p$=\I$(I$k$) and I$q$ to be the rightmost wire for which
cI $(I$k+1$ , I$q$){0 (see, for example, Fig. 13). Then we
have
UI$k+1$&? I$(I$k+1$)+?I$(I$r$)L I$r$
for all r>q. Since ?I"(I"k+1")=?I$(I$k+1$)+1 and
?I"(I"r")=?I$(I$r$)+1 for r>q it must also be the case
FIG. 13. A greedy internal routing of the set I$. Note that in I$ there
are no noninternal wires to the right of wire NIk , and the maximum
conflict number of any internal wire to the left of NIk is D.
that cI"(I"k+1" , I$r$)=0. Therefore, for all nets I$r$ to the
right of I$q$ we have CI"(I"r")=CI$(I$r$).
To calculate the increase in maximum conflict numbers
possible for wires between NIk and I$q$ , observe that by
definition,
UI$p&1$&?I$(I$p&1$)+? I$(I$k$)LI$k$ .
Moreover, since ?I"(I"p&1")=?I$(I$p&1$) and ? I"(I"k")=
?I$(I$k$), it must be that cI"(I"p&1" , I"k")=0. By Lemma 2
we also have cI"(I"p&1" , I"r")=0 for all I"r" to the right of
I"k" . Consequently,
CI"(I"r")CI$(I$r$)+[? I$(I$k$)&? I$(I$p$)+1]+1
=CI$(I$r$)+CI$(I$k$)+1
CI$(I$r$)+D+1,
and this completes the proof. K
Theorem 8. Let OPTI(P) and OPTM(P) be the number
of tracks used in an optimal internal routing and an optimal
mixed routing, respectively, of P. Then
OPTI(P)
OPTM(P)
O(- n).
Furthermore, this is the best possible bound.
Proof. Since any optimal internal routing will never use
more than n tracks, if OPTM(P) is greater than or equal to
- n we have
OPTI(P)
OPTM(P)

n
OPTM(P)
O(- n).
If, on the other hand, OPTM(P) is less than - n, Lemma 8
gives the upper bound:
OPTI(P)
OPTM(P)

[OPTM(P)]2
OPTM(P)
=O(- n).
The same instance as that described in the proof of
Theorem 7 in [5] gives the tightness of this bound. Briefly,
the instance P consists of a single block of n offset-by-one
nets. The fact that there are no cut throughs in P other than
those external to the base implies that all mixed routings of
P are also internalexternal routings. Thus, we have
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OPTI(P)
OPTM(P)
=
OPTI(P)
OPTIE(P)

n
2_- n
=0(- n). K
4.2. InternalExternalMixed Routings
In this subsection we establish that the performance
improvement achievable using a mixed routing rather than
an internalexternal routing of any river routing instance P
is bounded above by O( 4- n). The following lemma is criti-
cal in proving this fact.
Lemma 9. Given a mixed routing of a block with channel
width d and l noninternal wires, there exists a mixed routing
of the same block with no more than wl2x noninternal wires
and channel width no greater than 2_d+l&l $, where l $ is
the number of noninternal wires in the new routing of the
block.
Proof. Without loss of generality assume that the
‘‘original’’ routing corresponds to the routing implied by a
call to the procedure MARK-INTERNAL with channel
width d and that I (NI) is the corresponding set of inter-
nal (noninternal) wires. To determine the set of internal
wires I$ of a ‘‘new’’ routing that satisfies the requirements of
the lemma, we first partition the wires in I _ NI into sets,
where each set Sk in the partition contains an internal wire
Ip and all wires (both internal and noninternal) up to and
including the last wire whose greedy routing (either internal
or noninternal) is dependent on the routing of wire Ip . In
other words, MARK-INTERNAL determined that the
conflict number of Ip and each wire in Sk was not
zero. More formally, we construct the partition using the
following procedure:
1. Ip  the leftmost internal wire in the block.
k  1.
2. If Ip is not the leftmost internal wire in the block,
then include in Sk&1 all noninternal wires between Ip&1 and
Ip ; otherwise include in Sk&1 all noninternal wires in this
block that are left of Ip .
3. Iq  max[Iq | cI (Ip , Iq){0].11
4. Include in Sk all wires (internal and noninternal)
between Ip and Iq inclusive.
5. Ip  Iq+1 .
k  k+1.
6. Repeat steps 2 through 5 until there are no more
internal wires in the block.
7. Include in Sk&1 all noninternal wires in this block
that are right of Ip&1.
An example of three sets in such a partition is given in
Fig. 14. Notice that the set Sk contains all internal wires
with a horizontal segment dependent on the rightmost
horizontal segment in wire fk and all noninternal wires to
the right of fk that were forced noninternal by some portion
of wire fk .
Using the partition, define integers EVEN and ODD by
EVEN= :
k even
|NI & Sk |
ODD= :
k odd
|NI & Sk |.
In the new routing the set I$ contains I and all noninternal
wires in the even numbered sets, if EVENODD;
otherwise, the set I$ contains I and all noninternal wires in
the odd numbered sets. The sets I$ and NI$=(I _
NI)&I$ can then be used to produce the new routing
using a greedy approach.
Let l=|NI| and l $= |NI$|. Clearly, l $wl2x. There-
fore, we concentrate on showing that the channel width
of the new routing d $2_d+l&l $. Without loss of
generality, assume that EVENODD, and let Sk be any
set in the partition, where k is even. To prove the result
assume that the channel width necessary to route all wires
in I$ & (1 j<k Sj) (and hence by Lemma 5 the maximum
conflict number of any net in I$ & (1 j<k Sj)) is no more
than 2_d+l&l $. We will show that CI$(I$r$)
2_d+l&l $ for all I$r$ # Sk _ Sk+1. The result will then
follow immediately from Lemma 5.
Let the first internal wire in each of the three sets Sk&1 ,
Sk , and Sk+1 be fk&1 , fk , and fk+1 , respectively (e.g.,
Fig. 14), and define f $k&1= fk&1 and f $k= fk to reflect the
different sets of internal wires I$ and I. It follows from
Lemma 2 and the way that Iq is chosen for Sk&1 in Step 3
of the partitioning procedure that cI ( fk&1, Ir)=0 for any
wire Ir # I & Sk . Therefore, by definition of conflict
numbers,
Ufk&1&?I ( fk&1)+?I ( fk)Lfk . (4)
Let x=?I$( f $k&1)&?I ( fk&1). Since I & Sk&1=I$ &
Sk&1 , it must be that ? I$( f $k)&? I ( fk)=x as well. Com-
bining this with Eq. (4) we have
Ufk&1&?I$( f $k&1)+?I$( f $k)Lfk .
It follows that cI$( f $k&1 , f $k)=0, and by Lemma 2,
cI$( f $k&1 , I$r$)=0 for all I$r$ # I$ & Sk . Consequently,
CI$(I$r$)<|I$ & Sk&1 |+|I$ & Sk |
for all I$r$ # I$ & Sk .
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FIG. 14. Three sets in the partition: (a) a greedy routing of the wires in I; (b) a greedy routing of the wires in I$.
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Note that using the partitioning procedure described above,
|I & Sj |d and |NI & Sj |l&l $, for any even numbered
set Sj . Since k is even, it follows that |I$ & Sk&1 |d and
|I$ & Sk |d+l&l $. Therefore,
CI$(I$r$)2_d+l&l $ for all I$r$ # I$ & Sk .
Now consider CI$(I$q$) for any I$q$ # I$ & Sk+1. Let
I$p$=\I$(I$q$). Observe that if I$p$ # Sk then the same argu-
ment as that given above can be used to show that
CI $(I$q$)2_d+l $&l. Thus, assume I$p$ # Sk&1. (It is not
possible for I$p$ # Sj for j<k&1 since c I$( f $k&1 , f $k)=0.)
Define Iq=I$q$ and Ip=I$p$ to reflect the different sets of
internal wires I and I$. Let r be the maximum index for
which cI (Ip , Ir){0. It follows that there are no more than
d wires in II$ between wires Ip and Ir , inclusive. We will
show that cI (Ir+1 , Iq){0. From this it will follow that
there are no more than d wires in II$ between wires
Ir+1 and Iq , inclusive. Since there are only l&l $ wires in I$
that are not in I, it will then follow that CI$(I$q$)=
q$& p$+12_d+l&l $.
To see that cI (Ir+1 , Iq){0, consider the horizontal
segment of wire fk with right endpoint at Ip(UIp&p+fk ,
fk& p). That such a segment exists follows from Lemma 5.
Moreover, Lemma 5 implies that there is a horizontal
segment of wire f $k with exactly the same right endpoint,
since I & Sk&1=I$ & Sk&1. Call the horizontal segment in
question hsegk . For convenience let x=Ufk&(UIp&p+fk)
be the horizontal distance between the right endpoint of
hsegk and Ufk .
Observe that all noninternal wires in NI & Sk to the
right of internal wire Ir+1 must be forced noninternal by a
portion of wire fk that is to the right of hsegk , since CI (Ip ,
Ir+1)=0. Moreover, because there are only x horizontal
positions in wire fk to the right of hsegk , it follows that no
more than x noninternal wires to the right of internal wire
Ir+1 belong to Sk . Consequently, there must be at least
|NI & Sk |&x noninternal wires to the left of internal wire
Ir+1 in Sk . Thus,
UIr+1&Ufkr+1& fk+|NI & Sk |&x.
Rearranging and adding q to both sides of the equation, we
have
UIr+1&(r+1)+qUfk& fk+|NI & Sk |&x+q. (5)
Since cI$(I$p$ , I$q$){0, by Lemma 5 there exists a
horizontal segment hsegq of wire I$q$ with right endpoint at
I$p$(UI$p$& p$+q$, q$& p$). Furthermore, the right end-
point of hsegq must be at horizontal position exactly
q$&f $k=q& fk+|NI & Sk | positions to the right of
the right endpoint of hsegk . This means hsegq has right
endpoint at
Ufk&x+q& fk+|NI & Sk |.
Clearly, LI$q$ must be left of the right endpoint of hsegq . It
follows that
LIq=LI$q$<Ufk&x+q& fk+|NI & Sk |. (6)
Combining Eqs. (5) and (6), we have
UIr+1&(r+1)+qUfk&x+q& fk+|NI & Sk |
>LIq .
Then by definition, cI (Ir+1 , Iq){0. K
We have shown that using the procedure described above
we can construct from a mixed routing with channel width
d and l noninternal wires, a new mixed routing that has
wl2x noninternal wires and channel width 2_d+
l&l $. We are now ready to prove the main theorem of this
section.
Theorem 9. Let OPTIE(P) and OPTM(P) be the
number of tracks used in an optimal internalexternal and an
optimal mixed routing, respectively, of P. Then
OPTIE(P)
OPTM(P)
O( 4- n).
Furthermore, this is the best possible bound.
Proof. Given an optimal mixed routing of P we will
show how to produce an internalexternal routing of P such
that the number of tracks used in the routing is
O(OPTM(P)_ 4- n).
Define nb to be the number of nets in block b, and
construct the internalexternal routing of P according to
the following rules:
1. For each block b, where nbOPTM(P)_ 4- n, route
internal all nb wires.
2. For each block b, where nb>OPTM(P)_ 4- n,
repeatedly apply the procedure of Lemma 9, Wlog2 4- nX
times.
Consider the number of internal tracks used by this
procedure. Each block of part 1 requires no more than
OPTM(P)_ 4- n internal tracks since there are no more
than that many wires in any such block. For the internal
portion of the blocks of part 2, notice that it follows from
Lemma 9 that if CW[i&1] is the channel width required at
the end of the (i&1)th application of the procedure, then
the channel width required after the i th application will be
bounded above by
CW[i]2_CW[i&1]+(W[i&1]&W[i]). (7)
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where W[i] is the maximum number of noninternal wires in
any block after the ith application of the procedure.
Furthermore, since with each application of the procedure
the number of tracks in CW[i] caused by wires brought
internal so far is doubled, the recurrence in Eq. (7) is maxi-
mized when charging all noninternal wires to the first
application of the procedure. Because the total number of
noninternal wires brought internal for any single block can
be no more the original number of noninternal wires for
that block, we have
:

i=1
(W[i&1]&W[i])OPTM(P),
Thus, a worst case scenario for Eq. (7) is
CW[i]2_CW[i&1],
CW[0]2_OPTM(P).
It is easy to see that when i=Wlog2 4- nX this recurrence
relation has solution
CW[Wlog2 4- nX]2Wlog 2
4- nX_(2_OPTM(P))
2_( 4- n+1)_OPTM(P).
Therefore, the channel width required for each block of part
2 is no more than O( 4- n_OPTM(P)).
Now consider the number of external tracks required
to route the noninternal wires in the internalexternal
routing. Clearly this is no more than one plus the number of
noninternal (external) wires. We therefore concentrate on
determining a bound on the total number of noninternal
wires in the internalexternal routing.
Each block of part 1 has only internal wires. For the
blocks in part 2, notice that if there were E[i&1] noninter-
nal wires remaining in a block after the (i&1) th application
of the procedure in Lemma 9, then after the i th application
the number of noninternal wires in the block is bounded
above by
E[i]wE[i&1]2x.
This, combined with the fact that originally there were no
more than OPTM(P) noninternal wires in any block, gives
us
E[Wlog2 4- nX]\OPTM(P)2Wlog 2 4- nX 
\OPTM(P)( 4- n+1)  .
Let num be the number of blocks with nb>OPTM(P)_
4- n. Then
:
all blocks
E[Wlog2 4- nX]num_\OPTM(P)( 4- n+1)  . (8)
Furthermore, since num is the number of blocks with more
than OPTM(P)_ 4- n wires in them,
num
n34
OPTM(P)
.
Combining this with Eq. (8), we have
:
all blocks
E[Wlog2 4- nX]n12. (9)
From Lemma 8 we know that any internal routing and,
consequently, any internalexternal routing of P requires no
more then [OPTM(P)]2 tracks. Using this fact, the proof of
Theorem 9 becomes trivial when OPTM(P) is less than or
equal to 4- n. If, however, OPTM(P)> 4- n, then Eq. (9)
gives us
:
all blocks
E[Wlog2 4- nX]< 4- n_OPTM(P).
Thus, the total number of tracks used in the internalexter-
nal routing is bounded above by O( 4- n_OPTM(P)).
To see that the bound is tight, consider the offset-by-one
configuration depicted in Fig. 15. In that configuration,
there are p right blocks consisting of p nets each (n= p2).
Each pair of consecutive blocks is separated by - p cut
throughs. (Without loss of generality, we assume that p is
such that - p is an even integer.)
We claim that the optimal greedy internal routing shown
in Fig. 15 is also an optimal internalexternal routing. To
see this, consider the advantages that could (or could not)
be derived from routing one or more wires external. Notice
that the number of necessary internal tracks can be
decreased only by routing at least one wire from each block
external. However, if we do this then the number of external
tracks used would be at least p. Since the optimal internal
routing only requires p tracks, routing any number of wires
external will not result in an overall reduction in the number
of tracks used.
For a mixed routing, consider a routing where every
multiple of - pth wire is routed mixed in each block. This
leaves no more than - p&1 consecutive offset-by-one nets
with terminals on adjacent grid points to be routed internal.
Since the nets are all offset-by-one, the first internal wire
after any mixed wire will not be dependent on any previous
internal wires. Consequently, the resulting channel width
will be - p&1. In addition, the mixed wires will necessarily
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FIG. 15. A configuration achieving the ratio in Theorem 8.
use at least - p2 external tracks above the upper terminal
row and - p2 external tracks below the lower terminal row,
since there are - p mixed wires in each block. Since there are
- p cut throughs between every pair of adjacent blocks,
there are sufficient cut throughs between blocks to accom-
modate the mixed wires from both adjacent blocks. Thus,
no more than 2_- p2=- p external tracks are necessary
and we have a mixed routing that uses no more than 2_- p
tracks. Clearly, the optimal mixed routing will use no more
than the same number of tracks, and, thus,
OPTIE(P)
OPTM(P)

p
2_- p
=0( 4- n). K
5. CONCLUDING REMARKS
In keeping with the model used in [5] we have defined a
new, more robust, class of routingsmixed routings. We
have shown that mixed routings can achieve an improve-
ment over the traditional internal routings by as much as a
factor of O(- n) and can achieve an improvement over
internalexternal routings by as much as a factor of O( 4- n).
Furthermore, since the class of internal routings is a proper
subset of the class of internalexternal routings, which is in
turn a proper subset of the class of mixed routings, an
optimal mixed routing will never be worse than an optimal
internal routing or an optimal internalexternal routing,
and in many situations the optimal mixed routings will be
much better.
It was shown in [5] that O(n2) is a lower bound on the
time it takes, in the worst case, to produce an optimal inter-
nal routing using a grid based model. We have developed
here an algorithm that produces optimal mixed routings in
O(n2) time. Thus, our algorithm will produce optimal mixed
routings as fast as the ‘‘best’’ algorithms that produce
optimal internal routings.
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